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SUMMARY
Resource virtualization is emerging as a technology to enable the management and sharing of
hardware resources including multiple core processors and accelerators such as Digital Signal Pro-
cessors (DSP), Graphics Processing Units (GPU), and Field Programmable Gate Arrays (FPGA).
Accelerators present unique problems for virtualization and sharing due to their specialized archi-
tectures and interaction modes. This thesis explores and proposes solutions for the virtualized op-
eration of high performance, quality of service (QoS) packet scheduling accelerators. In particular
it specifically concentrates on challenges to meet 10Gbps Ethernet wire speeds.
The packet scheduling accelerator is realized in a FPGA and implements the Sharestreams-V
architecture. ShareStreams-V implements the Dynamic Window-Constrained Scheduler (DWCS)
algorithm, and virtualizes the previous ShareStreams architecture. The original ShareStreams archi-
tecture, implemented on Xilinx Virtex-I and Virtex-II FPGAs, was able to schedule 128 streams at
10Gbps Ethernet throughput for 1500-byte (maximum size) packets. Sharestreams-V provides both
hardware and software extensions to enable a single implementation to host isolated, independent
virtual schedulers.
Four methods for virtualization of the packet scheduler accelerator are presented: coarse- and
fine-grained temporal partitioning, spatial partitioning, and dynamic spatial partitioning. In addition
to increasing the utilization of the scheduler, the performance of the physical scheduler in terms of
decision throughput can be increased when sharing the physical scheduler across multiple virtual
schedulers among multiple processes. This leads to the hypothesis for this work:
Virtualization of a quality of service packet scheduler accelerator through dynamic spatial par-
titioning is an effective and efficient approach to the accelerator virtualization supporting scalable
decision throughput across multiple processes.
ShareStreams-V was synthesized targeting a Xilinx Virtex-4 FPGA. While sharing among four
x
processes, designs that supported up to 16, 32, and 64 total streams are able to reach 10Gbps Ether-
net scheduling throughput for 64-byte (minimum size) packets. When sharing among 32 processes,
a scheduler supporting 64 total streams was able to reach the same throughput. An access API
presents the virtual scheduler abstraction to individual processes in order to allocate, deallocate,
update and control virtual the scheduler allocated to a process. As a practical matter, the bottle-
neck for the test system is the software to hardware interface. Effective future implementations are
anticipated to use a tightly-coupled host CPU to accelerator interconnect.
xi
CHAPTER I
INTRODUCTION
Recent trends in computing include a rise in the number of cores and the use of custom accelera-
tors to increase performance for a variety of applications. Multicore processors are able to achieve
greater parallelism, while custom accelerators such as graphics processors (GPU), digital signal
processors (DSPs), and field programmable gate arrays (FPGA) achieve greater performance for
specific applications. Virtualization, a technology that allows the abstraction and sharing of re-
sources, has emerged as a technology to manage the sharing of these resources. Virtualization of
FPGA-based accelerators in particular presents several challenges ranging from the choice of pro-
gramming abstractions, management of accelerator state, and minimization of overhead of switch-
ing between virtual accelerators.
This paper addresses the challenges of FPGA-based virtualization in a specific context: virtu-
alization of accelerators for wire-speed quality of service (QoS) packet scheduling. It presents the
design and implementation of ShareStreams-V, a QoS packet scheduling accelerator with support
for virtualization. Four methods for virtualization are presented: coarse- and fine-grained temporal
partitioning, spatial partitioning, and dynamic spatial partitioning. Through the creation of multi-
ple virtual schedulers running in parallel, a greater throughput for the physical scheduler may be
achieved than in a scheduler without virtualization support. This leads to the hypothesis for this
work:
Virtualization of a quality of service packet scheduler accelerator through dynamic spatial par-
titioning is an effective and efficient approach to the accelerator virtualization supporting scalable
decision throughput across multiple processes.
The background to this work is introduced in the next three sections. Section 1.1 introduces
the concept of virtualization, section 1.2 presents the Dynamic Window-Constrained Scheduler
(DWCS) algorithm [15], and section 1.3 presents the non-virtualized hardware realization of the
algorithm ShareStreams [10] [11]. Finally, section 1.4 presents an outline of this thesis.
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1.1 Virtualization
It is anticipated that operationally future systems will have time-varying number of processes each
of which will utilize some number of packet streams that will be subject to QoS requirements. Cus-
tomized hardware is typically necessary to meet real-time constraints since embedded processors
cannot deliver the necessary throughput in scheduling decisions per second. However, given that
the scheduler should be sized to meet a range of deployment scenarios ASIC solutions are not cost
effective. Replication and static sizing of hardware packet schedulers typically leads to overdesign
and consequently inefficient use of hardware resources. However, virtualization of FPGA-based
solutions can enable consolidation and efficient use of hardware scheduling resources that can be
reconfigured over periods of time, e.g., size of the scheduler, to adapt to changing workloads. This
aspect of virtualization is different from past characterizations of virtualization in an FPGA context.
An overview of resource virtualization in general, including topics of security, performance,
and reliability, has been presented by Figueiredo et al. in [5]. Resource virtualization, specifically
the virtualization of network routers but not in the context of FGPAs, has been studied by McIlory,
R. and Sventek, J. in [12]. McIlroy et al. study the use of "virtual routelets" for quality of service
network routing. Their work is different from this work in terms of the application and the target
architecture; this work studies the virtualization of a packet scheduler accelerator implemented on
an FPGA.
A recent paper has categorized approaches to FPGA virtualization as follows [13]: temporal
partitioning, virtualized execution, and virtual machine approaches. Temporal partitioning tech-
niques facilitate the realization of designs too large to fit in the FPGA necessitating partitioning
and sequencing. FPGA virtualization in terms of partitioning of a design for a larger or smaller
FPGA fabric is also presented by Fornaciari and Piuri in [6]. Virtualized execution refers to porta-
bility across a family of reconfigurable devices. Virtual machine refers to the implementation of an
"abstract computing architecture" in the FPGA such that a target application or even an operating
system can be run.
Cardoso presents an algorithm and design flow for partitioning and virtualization of units during
high-level synthesis of a hardware design [4]. The algorithm presented aims at minimizing the
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number of temporal partitions and the execution latency.
Goldstein et al. implement a specific architecture and virtualization of the logic for the archi-
tecture on an FPGA fabric in [7]. In their architecture, the dynamic reconfiguration capability of
FPGAs was used to enable larger designs to be implemented on an FPGA. Designs are partitioned
during compilation, and configuration and execution of different "pipeline stages" on the FPGA
occurs in parallel during runtime to achieve greater utilization of the FPGA.
Guo et al. present a packet scheduler that balances loads from multiple streams in a heteroge-
neous network processor in [8]. This is different from ShareStreams-V in that ShareStreams-V pro-
vides scheduling for streams that are scheduled independently for different processes (i.e. streams
belonging to one process will not affect the priority of streams belonging to another process). Ef-
fectively, scheduling bandwidth is partitioned across virtual schedulers.
1.2 Dynamic Window-Constrained Scheduling
The Dynamic Window-Constrained Scheduler (DWCS) is a framework for scheduling multiple
streams [15] with quality of service constraints. The framework is quite general, and scheduling
can be applied to several applications such as scheduling Ethernet packet streams or scheduling
processes in a multitasking/multiprocessing operating system.
The framework is based on the concept of a window constraint, referring to a parameter xy such
that no more than x packets can miss their deadlines for every y consecutive packets in a stream
requiring service.
For this thesis the main topic of concern is with scheduling packet streams, and DWCS has
several properties that make it relevant. A few of the properties of DWCS that are shown in [15]
include:
1. The window constraints are guaranteed as long as the bandwidth can accompany the minimum
QoS requirements for all streams
2. The delay for a packet stream to be serviced is bounded
3. The delay bound for a stream is independent of other streams
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Table 1: DWCS Packet Priority [15]
1. Earliest deadline first
2. Equal deadlines, order lowest
window-constraint ( XY ) first
3. Equal deadlines and zero window-constraints,
order highest window-denominator (Y) first
4. Equal deadlines and equal non-zero window-constraints,
order lowest window-numerator (X) first
5. All other cases: first-come-first-serve
The DWCS algorithm examines the attributes of the packet at the head of each stream, for
example deadline, and determines the packet with highest priority based on pair-wise comparison
rules from Table 1. The highest priority packet is allocated to the wire, and then the packet attributes
for all of the streams are adjusted based on the winner packet. For any stream, DWCS ensures that
at most X packets within a window of Y packets will miss their deadline (and therefore be dropped),
where each packet has a periodic deadline determined by a request period.
The window constraints are decremented and deadlines updated every time a winner (i.e. a
packet that has been chosen to be scheduled) is determined, based on if the stream is the winner
stream or if the stream has a packet that misses its deadline. The details for the algorithm can be
seen in [15].
Hardware acceleration of the Dynamic Window-Constrained Scheduler in the ShareStreams
architecture [10, 11] was motivated by the high scheduling decision throughput required for op-
eration over 10Gbps Ethernet links. The ShareStreams architecture was designed to optimize the
DWCS algorithm in hardware in terms of area and decision time. ShareStreams was originally
implemented on the Xilinx Virtex-I and Virtex-II FPGAs in [11]. ShareStreams-V is a redesigned
version of ShareStreams with both hardware and software support for virtualization. The original
ShareStreams architecture is briefly reviewed in the next section.
1.3 ShareStreams Architecture
The base ShareStreams design for an n stream scheduler, where n is a power of 2, consists of
three main components: the control units, the register base blocks (RBB), and the recirculating
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shuffle-exchange network comprised of multiplexers and decision blocks (DB). The control units are
responsible for communication with the host CPU as well as execution of the recirculating shuffle-
exchange network. The register base blocks store and update unique stream state information - this
is the information for the packet at the head of the stream such as deadline or arrival time. This
stream state information includes the quality of service attributes of the stream. An overview of the
registers and the logic in the RBB is shown in Table 2.
Table 2: Register Base Block (RBB) [11]
Stream Attribute Registers
Deadline and Current Time Comparator
Deadline Miss Window Constraint Update Logic
Winner Window Constraint Update Logic
Window Constraint Update Multiplexers
The control block sends signals to the register blocks, network, and the decision blocks. After
each scheduling decision, the RBBs must be updated. For example, the RBB corresponding to the
winner must be updated with information from the next packet in the stream. All other streams must
have their window constraints (i.e. XY as described in Section 1.2) updated.
The recirculating shuffle-exchange network is the core of the DWCS algorithm and chooses the
winner packets based on the pair-wise comparisons of the stream states. These pair-wise compar-
isons for two packets are based on a valid bit comparison and the DWCS priorities, and produce
both a winner and a loser. The recirculating shuffle-exchange network is used to route the com-
parisons of the n streams with n/2 decision blocks (DB), and produces the winner packet within
log2 (n) cycles. Then an additional cycle is used for the "priority update", in which the stream state
information for streams whose deadline is met or missed is updated based on the winner packet
identifier. Thus the latency of a ShareStreams decision is log2 (n) + 1 cycles, and the throughput is
1
log2 (n)+1
decisions/cycle.
As an example, the Four-Stream Scheduler is shown in Figure 1. The controller writes the
stream state information to the RBBs, and sends control signals to the multiplexers and latches
(seen at the output of the decision blocks in Fig. 1) each cycle. This design can be easily extended
to create an n-stream scheduler, where n is a power of 2, by creating n RBBs, n multiplexers, and
5
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Figure 1: Four-Stream Scheduler Data Flow Diagram
n/2 decision blocks. The control block shown communicates with the host software. At the end
of each decision cycle, there is one winner packet whose ID is added to the winner first-in-first-
out (FIFO). As a function of the number of streams, the ShareStreams scheduler requires a linear
increase in logic with logarithmic increase in decision time. This property should be preserved in
the virtualized version.
1.4 Outline
This work presents a virtualized hardware accelerator which implements of the Dynamic Window-
Constrained Scheduling algorithm. This paper first details alternative approaches to the virtu-
alization of a FPGA-based scheduler accelerator, and implements one of the techniques in the
ShareStreams-V architecture.
The goal of virtualization is to share an n stream physical scheduler among multiple processes
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such that each process can access a distinct k stream virtual scheduler. The objectives of the
ShareStreams-V architecture are to implement support for virtualization and maximize the per-
formance in terms of packet decision throughput while minimizing the costs in terms of decision
latency clock frequency and area. The target application and benchmark of the implementation is
scheduling packet streams at wire-speeds for 10Gbps Ethernet.
The implementation is parametric, permitting tradeoffs between packet decision latency, de-
cision throughput, and degree of virtualization - this is the number of virtual packet schedulers
available to be allocated across host processes. The FPGA implementation enables new schedulers
representing different trade-offs to be swapped into the FPGA over time as a function of workload
mix. For example, serving a large number of processes with a smaller number of packet streams
each over a 1Gbps link will engender a different virtualized solution than serving a small number
of processes with a larger number of streams over a 10Gbps link. ShareStreams-V is able to sched-
ule minimal size packets faster than one decision per 51.2ns for up to 64 streams, the throughput
required for 10gbps Ethernet when scheduling for multiple processes. The single scheduler can-
not schedule at this throughput due to inherent dependencies in the scheduling algorithm. At this
rate, the bottleneck is currently the host-accelerator HW/SW interface (e.g. over PCI Express link).
Future designs may be over tightly coupled native or commercial interfaces, for example AMD’s
HyperTransport or Intel’s Common System Interface.
The rest of this work explores the validity of the hypothesis. This work presents four techniques
for virtualization of the DWCS accelerator and how they differ from the base architecture in Chap-
ter 2. One of these techniques is implemented in the ShareStreams-V system, and a description of
the implementation is given in Chapter 3. For the experiments, ShareStreams-V was synthesized
and tested on a Xilinx Virtex-4 FPGA. The synthesis results, analysis of design tradeoffs, and soft-
ware runtime results are discussed in Chapter 4, and concluding remarks and directions for future
work are provided in Chapter 5.
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CHAPTER II
VIRTUALIZATION TECHNIQUES
The goal of virtualization is to share an n stream physical scheduler among multiple processes such
that each process can access a distinct k stream virtual scheduler. A few of the challenges involved in
the design include managing context switch overhead and multiplexing logic, minimizing decision
latency, and increasing decision throughput. Functionally the decision throughput of the physical
scheduler should be allocated across the virtual schedulers to produce the behavior shown in Fig-
ure 2. The streams belonging to a particular virtual scheduler are labeled with a virtual process
identifier or VPID, and are scheduled together, but independent from streams belonging to other
processes. This property, that streams belonging to one VPID do not affect the priority of streams
belonging to another VPID, is important to maintain the correctness of the DWCS algorithm and
preserves the isolation between virtual schedulers.
In this chapter, the following four design approaches to virtualization are introduced and com-
pared:
1. Coarse-Grained Temporal Partitioning
2. Fine-Grained Temporal Partitioning
3. Spatial Partitioning
4. Dynamic Spatial Partitioning
The first two approaches are temporal sharing of a hardware scheduler where the state is swapped
much like threads sharing a processor core. Such sharing can be coarse- or fine-grained. The ad-
vantage is that the full hardware decision bandwidth of the physical design is available to each
VPID while having to bear the overhead of context switches (coarse-grained) or additional hard-
ware (fine-grained). The second two approaches are based on spatial partitioning. In this case the
hardware is partitioned into smaller designs that are allocated to VPIDs. This is simpler but places
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an upper bound on decision throughput that can be allocated to a process, independent of how many
processes are actually using the scheduler at any time while this upper bound decreases as the maxi-
mum number of possible VPIDs increases. A virtualization solution that is based on dynamic spatial
partitioning is proposed and implemented based on its high performance at a low cost in terms of
additional logic.
a0
b0
c0
d0
Packet Scheduler d0 b0 c0
Input Streams
Winner Packets
a0
b0
c0
d0
Packet Scheduler
w/ Virtualization
a0 b0 a1
Input Streams Winner Packets
VPID #1
VPID #2
d0 d1 c0
VPID #1
VPID #2
VPID: Virtual Port Identifier
Figure 2: Virtual Packet Scheduler
2.1 Coarse-Grained Temporal Partitioning
The coarse-grained temporal partitioning design is implemented in terms of a context switch when
switching between VPIDs. The cost of the context switch is the time spent loading and unloading
stream state information from the register base blocks, which is effectively lost scheduling time.
With the addition of VPIDs the scheduler can be shared across multiple processes in a straight-
forward manner. The context switch time overhead will be high for the coarse-grained temporal
9
partitioning implementation, as all of the stream information will have to be loaded and unloaded
from the hardware scheduler whenever a context switch occurs.
A similar context switching approach is discussed in the original implementation of Share-
Streams [11]. In that version, software support and on-chip memory are used to implement context
switches in terms of sets of streams, at the cost of increased decision latency. The advantage of
that approach is that a larger number of streams may be scheduled than the hardware resource is
designed to handle. For example, 64 streams can be scheduled on a 16-stream hardware scheduler
by scheduling 16 streams each in four stages and then taking the four winner packets and scheduling
those in the fifth stage. The main difference with that approach is the sharing of virtual schedulers
across processes via the use of VPIDs.
2.2 Fine-Grained Temporal Partitioning
Decision 
Stage 1
Control Unit
Winner Stream ID (Writeback Stage)
Shuffle-
Exchange
Network
and
Latches
VPID 1
VPID 2
…
VPID n
Select
*VPID: Virtual Processor ID
…
VPID 1
VPID 2
…
VPID n
Register
Blocks (RBB)
VPID 1
VPID 2
…
VPID n
Decision 
Stage n
Shuffle-
Exchange
Network
and
Latches
Figure 3: Fine-Grained Temporal Partitioning
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Fine-grained temporal partitioning exploits the fact that the core DWCS scheduler cannot be
pipelined since a winner is necessary before the next scheduling round can begin. Therefore the
scheduler can be pipelined to d stages, and the execution of d virtual schedulers can be interleaved.
Effectively, the recirculating shuffle-exchange decision network is unrolled and pipelined such that
each pipeline stage contains the shuffle routing, the decision blocks, and latches, as can be seen in
Figure 3. The advantage of pipelining is that the decision throughput in total is increased by a factor
of d, although the throughput of each individual scheduler is limited to that of the base physical
design. The increased hardware is also accompanied by a need to have each stage of decision
blocks handle a distinct VPID.
Fine-grained temporal partitioning is also referred to as C-Slow. This is a more generic term
for pipelining a feedback loop. The dependencies in the feedback loop are removed by having each
pipeline stage that is created corresponding to a thread that is independent of all other threads in
other pipeline stages.
To add support for multiple VPIDs, support for more than one set of RBBs must be added. This
is enabled by switching between the sets of register blocks. An example of this is shown in Figure 4.
In order to maintain (and not increase) the latency of log2 (n) + 1 cycles for n streams, a maximum
of log2 (n) + 1 VPIDs is supported in this design. In the design in Figure 4, up to two VPIDs are
supported.
The advantage of this method is that the loading can be overlapped with execution between
different processes, and once all processes have finished loading and begun execution the maximum
amount of parallelism can be achieved. The disadvantage is the addition of multiple pipeline stages,
decision blocks, and multiplexers will require more logic, and additional control signals and routing
will be needed to manage the additional multiplexers, demultiplexers, and registers.
This method is different from the original ShareStreams approach to pipelining [11]. In that
work, the architecture was pipelined in terms of stream state without increasing the number of
register blocks, but at the cost of decision latency (which increases linearly with the number of
additional streams). In the fine-grained temporal partitioning approach, pipelining increases both
the number of register blocks and the number of decision blocks, but does not increase decision
latency.
11
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Figure 4: Unrolling and Pipelining Shuffle-Exchange Network
2.3 Spatial Partitioning
The base scheduler architecture is virtualized through spatial partitioning by splitting the scheduler
into several basic scheduler blocks and connecting them through a pipelined network of decision
blocks. Each basic scheduler block is functionally equivalent. If one process on the host processor
requires a larger scheduler than can fit in a basic scheduler block, it can request access to two or
more scheduler blocks. An example of such a design is shown in Fig. 5. In this design, results can
be read from the Winner0 and Winner1 lines if Scheduler0 and Scheduler1 correspond to different
VPIDs. Otherwise if they correspond to the same VPID then the result would be read from the
Winner2 line.
This design has some flexibility in that the granularity can be increased or decreased by making
the size of the basic scheduler blocks larger or smaller. The tradeoff is that the number of winner
lines will have to be increased or decreased accordingly, which will lead to additional complexity
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Scheduler 0
Scheduler 1
Decision Block
Control Unit
Winner 2
Winner 1
Winner 0
Figure 5: Spatial Partitioning
in terms of reading winners from the block outputs. In addition, each base scheduler must have its
own control unit, which will lead to additional area on the chip. One advantage to this technique is
that latency can be reduced for processes which use fewer streams and thus fewer basic scheduler
blocks. In the design shown in Fig. 5, Winner0 and Winner1 will be ready one cycle before Winner2
is ready. This means that if a process only needs to use one basic scheduler it will save one clock
cycle in the hardware. The disadvantage is that software complexity is increased, in terms of stream
allocation and reading out the winner streams.
2.4 Dynamic Spatial Sharing
Based in part on the preceding observations, an approach that integrates the VPIDs into the register
base blocks and decision blocks, as can be seen in Figure 6, was chosen for implementation. This
addition of VPIDs to the RBBs and DBs would involve support for another register in each register
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Table 3: ShareStreams-V Packet Priority
1. Lowest VPID First
2. Highest valid bit first
3. Earliest deadline first
4. Equal deadlines, order lowest
window-constraint (X/Y) first
5. Equal deadlines and zero window-constraints,
order highest window-denominator (Y) first
6. Equal deadlines and equal non-zero window-constraints,
order lowest window-numerator (X) first
7. All other cases: first-come-first-serve
base block and an additional comparison in each decision block. The pair-wise comparisons of the
streams will use the rules now shown in Table 2.4.
The advantages of this technique are that any register block can hold stream state information
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for any process, and the performance improvement, in terms of decision throughput for proportional
increase in unit area, is greater than for the other techniques. Thus, this technique was chosen to be
implemented in ShareStreams-V.
By adding the comparison of VPID to the decision block pair-wise comparisons, the dynamic
spatial sharing architecture will compare the packets based on both their priority and the VPID. And
by making the VPID comparison first, packets will be grouped together by VPID. This will facilitate
the partitioning of the winner streams at the output. There is a latency cost of one additional cycle
per additional VPID above the first in the "priority update" stage as discussed before in 1.3; this is
necessary because the streams states for different VPIDs must be updated independently from each
other.
Therefore, a design for eight VPIDs will add eight cycles of latency for a scheduling decision.
However, the throughput of scheduling decisions per unit time is increased over the base design.
Essentially, in this longer latency cycle, multiple scheduling decisions for multiple VPIDs are being
concurrently being generated. Thus, the choice of the degree of virtualization is a tradeoff between
overall system scheduling throughput, latency of individual scheduling decisions, and degree of
sharing (virtualization).
2.5 Summary of Techniques
The number of RBB and DB modules and performance of each of the designs is shown in Table 4.
Each of the techniques discussed leads to design tradeoffs. Coarse-grained temporal partitioning
has the largest area overhead due to context switch, as can be seen in the RBB and DB columns as
compared to the base implementation in Table 4. The advantage is that it requires the lowest increase
in physical logic to enable, as most of the support is configured in software. However, this requires
that software complexity be increased. On the plus side, this technique can be combined with any
of the other techniques to allow for a higher degree of virtualization supported at the time cost of
context switching. Fine-grained temporal partitioning is able to achieve a very high throughput but
at a large area cost for the multiplexing logic required to implement it (this cost is not shown in the
table).
Spatial partitioning is able to achieve both higher throughput and lower latency at the cost of
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Table 4: Comparison of Virtualization Techniques; v is the degree of virtualization; d is the maxi-
mum pipeline depth = log2 (n) + 1; g is the maximum partition granularity =
n
2
Base Design Dynamic Spatial Coarse-Grained Fine-Grained
Spatial Partitioning Temporal Temporal
Sharing Partioning Partioning
VPID 1 v ≤ n2 v ≤ g v v ≤ d
RBB n n n n n × v
DB n2
n
2
n
2 +
log2 (g)−1∑
k=0
2k n2
log2 (g)−1∑
k=0
2k
Throughput 1log2 (n)+1
v
(log2 (n)+v)
v
log2( nv )+1
1
log2 (n)+1
v
log2 (n)+1
Latency log2 (n) + 1 log2 (n) + v ≥ log2 ( nv ) + 1 log2 (n) + 1 log2 (n) + 1
≤ log2 (n) + 1
control complexity, and thus an increased area required for control logic in the hardware. This
technique has a greater potential granularity in terms of flexibility of streams available to processes
than fine-grained temporal partitioning, and also has a different type of area cost.
The final technique, dynamic spatial partitioning, was chosen for implementation based on to
the degree of virtualization and performance improvement achieved through a small increase in area
(i.e. one additional register in each RBB, one additional comparator in each DB, and one additional
winner stream multiplexer for the design).
The hypothesis proposed by this work, that this virtualization technique is an effective and
efficient approach to the accelerator virtualization supporting scalable decision throughput across
multiple processes, is shown in the formulas for latency and throughput. The latency formula for
this architecture is log2 (n) + v and the throughput formula for this architecture is
v
(log2 (n)+v)
. One
additional decision is produced for an additional process (corresponding to a VPID v) at the cost of
an additional cycle of latency for the priority update (corresponding to the v in the latency equation).
Thus there is a tradeoff between decision latency seen by a process and the decision throughput
across multiple processes. The degree of virtualization v in these formulas is equivalent to the
maximum number of processes (or number of VPIDs) supported in a particular architecture. The
variable n is the number of physical RBBs in the architecture. For each process above the first one,
the original decision latency, log2 (n) + v, will increase by one.
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The theoretical performance statement of the hypothesis has been shown for the dynamic spatial
partitioning design. The feasibility of the implementation of dynamic spatial partitioning is demon-
strated in the following chapters. Chapter 3 describes the system implementation including both the
hardware and software, and Chapter 4 describes the experimental results of the implementation.
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CHAPTER III
SHARESTREAMS-V IMPLEMENTATION
The ShareStreams-V system is divided such that the control and virtualization interface is mostly
handled by the software, while the core execution of the DWCS algorithm occurs in hardware.
The rest of this chapter will present the feasibility of the hypothesis through an overview of the
ShareStreams-V implementation: the system, the software and execution model, and the hardware.
3.1 System
User Space
Applications
FPGA Fabric
Virtual
Schedulers
Bus
Kernel Space
Host CPU FPGA
Driver
VPID‘s
Figure 7: ShareStreams-V System
The ShareStreams-V system is implemented with a host processor coupled to an FPGA through
a bus as illustrated in Figure 7. The processes on the host CPU access hardware through the
ShareStreams-V software interface which communicates with the FPGA. On the FPGA resides
the physical scheduler core, which implements the core DWCS algorithm. Control and data signals
flow through the interconnection bus as can be seen in Fig. 7. In an actual commercial system the
host CPU should be tightly coupled to the FPGA to minimize latency and increase throughput to
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and from the scheduler. For this thesis, an off-the-shelf test board is used and thus the performance
potential is limited by the host CPU to FPGA bus.
In the current implementation the software interface resides completely on the host processor
core, a general purpose processor. The software was compiled using gcc 4.1.2 and experiments are
conducted on a dual Intel(R) Core(TM) 2 Quad processor, which has four cores at 2.66GHz. This
platform running Fedora 7 as the operating system serves as the host CPU for the ShareStreams-V
system. The physical packet scheduler accelerator is implemented on a Alpha Data ADPe-XRC-4
PCI Express FPGA board is running on a 4x PCI Express bus, and the control was implemented
with a 32-bit bus running at clock speed to the local FPGA. The Alpha Data board has a Virtex-4
FX140 chip which has an embedded PowerPC 405 processor [3]. In future implementations this
32-bit bus may be connected to the PowerPC 405 hard core embedded in the Xilinx Virtex-4 fabric.
3.2 Software
The ShareStreams-V software running on the host CPU is key to enabling the virtualization of the
hardware in the current implementation. The software application manages the VPIDs, allocation
of register base blocks, and main control signals.
The principle low-level control functions between the hardware and software include:
• Add Stream - Load RBB
• Delete Stream - Reset RBB
• Pause Scheduler
• Run Scheduler
• Update Stream Information - Packet Arrival Times
• Read Winner Stream - Stream ID, Packet Arrival Time/Packet ID, and VPID
For "client" processes that wish to access the virtual scheduler through ShareStreams-V, the
following functions are available to them:
• Add Scheduler (VPID, stream state information data structures)
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• Delete Scheduler (VPID)
• Add Stream
• Delete Stream
• Update Stream Information
• Read Winner Stream
3.2.1 ShareStreams-V Execution Model
The execution model is one wherein a process p on the host CPU requests a k-stream scheduler
that is allocated by the Sharestreams-V system that returns a handle for the virtual scheduler, called
the Virtual Process Identifier (VPID). The process can subsequently start the scheduling, add and
delete streams, query for the next packet to be scheduled and update the state of winner streams
with information about the next packet in the winning stream.
The ShareStreams-V software application supports an API that provides for interaction between
the process and its allocated virtual scheduler. The application supports functions to reset the hard-
ware IP, add and delete streams or sets of streams (for an application), write packet arrival times to
the input FIFOs, read the winner packets from the winner FIFO, and start and pause the scheduler
execution. It implements the allocation algorithm described below to allocate register base blocks
to virtual schedulers that are assigned to applications.
3.2.1.1 Initialization Functions
The ShareStreams-V software application runs the following steps to initialize the hardware sched-
uler:
1. Reset Scheduler
2. Initialize VPIDs for RBBs
3. Load physical scheduler with stream states (into RBBs) from each process (i.e. for each
VPID)
4. Load packet arrival times
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5. Start physical scheduler execution
After resetting the physical scheduler, the RBBs are initialized to enable the shuffle-exchange
partitioning that is essential for the dynamic spatial partitioning technique to function. The RBBs
corresponding to each active virtual scheduler are loaded, and then an initial set of packet arrival
times loaded. Then the execution starts.
3.2.1.2 Main Loop
The main loop is as follows:
1 // main loop
while(1) {
if (p.request) { // request to add or delete a scheduler
Pause(); // pause the scheduler
// service the request here
6 if(add_scheduler) {
Allocate(p); // allocate RBBs to scheduler
LoadRBB(p); // load stream state information
}
else if(delete_scheduler) {
11 DeleteRBB(p); // delete stream state information in hardware
InitRBB(p); // reinitialize RBBs corresponding
DeAllocate(p); // deallocate RBBs from scheduler in software
}
Start(); // continue the scheduler execution
16 }
ReadWinner(); // read the winner packet from the scheduler
}
Listing 1: The main loop pseudocode.
As can be seen in the code, the main loop consists of updates to the stream states and streaming
packet arrival times into the physical scheduler and reading the winner stream out from the physical
scheduler. The less time spent adding/deleting streams or sets of streams means more time spent in
the core execution of the DWCS algorithm, which results in a higher throughput. The next section
presents the partitioning of the shuffle-exchange network and the RBB allocation algorithm.
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3.2.2 Partitioning and Allocation
The allocation algorithm is a critical part of the ShareStreams-V dynamic spatial partitioning design.
The following two parts describes the partitionability of the shuffle-exchange network, and then
the buddy allocation algorithm, both of which enable ShareStreams-V to produce separate winner
streams for each VPID.
3.2.2.1 Shuffle-Exchange Network Partitioning
The concept that enables dynamic space sharing and efficient partitioning of the hardware scheduler
into virtual schedulers as described above is the partitionability of the shuffle-exchange network as
described by Siegel in [14]. The key to partitioning the shuffle-exchange network in ShareStreams-
V is to add an additional VPID comparison in the decision blocks and then utilize the inherent
partitionability of the shuffle-exchange network.
For an n-stream scheduler, where n is a power of two, the number of recirculating shuffle-
exchange cycles required to obtain a scheduling decision is log2 (n). This is functionally equivalent
to having a network with log2 (n) shuffle-exchange stages rather than recirculating the packet infor-
mation through a single stage. This latter log2 (n) stage network is the well know omega network.
The ability to partition the omega network has been well studied and is governed by two constraints
in [14]:
1. The size of each partition must be a power of two.
2. The physical addresses of the input/output ports of a partition of size 2s must all agree in any
fixed set of m − s bit positions, where m is the number of stages of the shuffle-exchange.
The first constraint is met by only allocating virtual schedulers whose size is a power of two.
For example, a hardware scheduler that can support eight streams can be partitioned into two four-
stream virtual schedulers, four two-stream virtual schedulers, or one four-stream virtual scheduler
and two two-stream schedulers. The scheduler allocation algorithm is described in Section 3.2.2.2.
The host software uses the following steps in order to satisfy the second criteria for partitioning:
1. Initialize the RBBs so that they are ordered in VPID from low to high
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2. Allocate a power of 2 number of RBBs to a process by using the buddy allocation algorithm
described below.
3. Assign a VPID for the process which maintains the low to high ordering within the physical
scheduler
The second constraint is met by the addition of a VPID register to the to each RBB as well as a
comparator for two VPIDs in the DBs. The VPIDs are always ordered from lowest to highest when
assigned to the RBBs, thus the first RBB in the physical scheduler will always have the lowest VPID
and the last RBB in the scheduler will have the highest VPID. The VPID comparisons correspond
to the address routing of the omega network.
The omega network routes the source to the destination through m stages using an m-bit address,
where m is log2(n) for an n-node network (which corresponds to an n-stream scheduler). At each
stage i, the m − i bit of the address determines the type of exchange that occurs; this is either pass-
through or cross-over when decision blocks are used, since there is always one winner and one
loser packet. The m-cycle recirculating shuffle-exchange network is functionally equivalent to an
omega network in that each stage of the omega network corresponds to one cycle of the recirculating
shuffle-exchange network.
For the first m − s stages, different VPIDs will be compared against each other and routing will
always be pass-through because of the lowest to highest ordering of the VPIDs with respect to the
RBBs.
3.2.2.2 Scheduler Allocation
In order to create isolated partitions of the scheduler, the software must allocate RBBs to schedulers
and assign VPIDs such that they meet the conditions outlined in the previous section. Towards this
end, the buddy allocation algorithm described by Knuth in [9] is implemented in the host software
to meet the first criteria of partitioning that "the size of each partition must be a power of two."
This algorithm has an efficient implementation and permits the allocation of virtual schedulers
with the reserve function, and de-allocation with the liberate function. The buddy algorithm utilizes
a binary tree data structure where each level of a binary tree corresponds to a certain scheduler size
(number of streams or RBBs), 2k. Allocation of a scheduler of a certain size requires searching the
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nodes at a specific level and higher - the latter in case a larger block of RBBs must be split to get
a scheduler of the required size. While the buddy allocation does produce efficient use of RBBs
(following its performance analysis in applications to memory allocation), it is simple, and as will
be shown in the next section, quite effective.
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Figure 8: Partitioning Eight-Stream Scheduler into Subnetworks
An example of an allocated ShareStreams-V scheduler is shown in Fig. 8. In this example, an
8-stream ShareStreams-V scheduler is allocated using the buddy allocation algorithm described in
section 3.2.2.2 with the three VPIDs A, B, and C. The scheduler is partitioned in the first stage into
a subnetwork with virtual scheduler A and a subnetwork with virtual schedulers B and C. In the
second stage the scheduler is partitioned again into two subnetworks B and C.
As mentioned earlier, each stage indicates a different cycle in the recirculating shuffle-exchange
network that is actually implemented in ShareStreams-V. In the first stage, the contents from the
RBBs are read into the DBs, and the winner and loser streams are latched. Then in the following
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m − 1 stages the streams are routed (i.e. the "shuffle" occurs) from the latched results from the
previous stage and then compared in the DBs (i.e. they are "exchanged").
3.3 Hardware
The hardware implements the core execution of the DWCS algorithm on the FPGA. This section
describes the changes required from the base, unvirtualized hardware design to implement support
for virtualization.
The basic functions and control stages are the same for the base architecture as for the virtualized
architecture. However, the configuration and data transferred is slightly different, as the virtualized
architecture will have the addition of the VPIDs to relevant data signals (stream state information
stored in RBBs, packet arrival time information, and winner state information).
3.3.1 Implementation Details
For the virtualized version, the bitwidths for the stream state information are shown in Table 5. Of
the stream state registers, the variables that are required to identify a single valid packet valid bit (1
bit), the packet arrival time (16 bits, to identify the packet), the stream ID (10 bits), and the VPID
(5 bits). Thus, 32 bits can identify a packet in the virtualized design.
Table 5: Stream State Registers and Bitwidths
Valid Bit 1
Packet Arrival Time 16
Stream ID 10
VPID 5
X 8
Y 8
Deadline 16
Request Period 16
The main change to the unvirtualized architecture in the RBBs is to add the VPID, which is
five bits, in order to keep the packet identifier information to a total of 32 bits. This allows one
winner packet identifier to be sent on the 32-bit bus to the host CPU in one cycle. Five bits for
the VPID are sufficient for up to a 32 VPID architecture, which requires a 32-bit 32-to-1 winner
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multiplexer such as the multiplexer seen in Figure 9. In general, support for more VPIDs requires a
larger winner multiplexer, which will require more logic to implement and may potentially slow the
clock frequency due to the routing of signals in the design or increasing delays in the critical path.
3.3.2 Hardware Execution
Next the execution of the hardware is described. The control functions from the software to the
hardware are:
1. Start - begin scheduler execution of DWCS algorithm
2. Pause
3. Reset
4. Load RBB
5. Unload RBB
6. Load Packet Arrival Time into input FIFO
7. Read Winner Stream from winner FIFO
The hardware data flow model is shown in Figure 9. Upon a start command from the host CPU,
the scheduler will go through the log2 (n) shuffle-exchange cycles. During these cycles, the winner
packet for each VPID will be calculated. Then there will be v priority update cycles. During each
of these priority update stages, one winner stream identifier (including VPID info) will be broadcast
to all of the RBBs, so all RBBs corresponding to that particular VPID can be updated if they are the
winner or if they missed their deadline. This cycle repeats until another control signal is read from
the host CPU.
The base, unvirtualized, architecture was implemented with the same parameters (data bitwidths,
organization) as the original ShareStreams architecture [11]. The differences between the virtual-
ized and the base architectures are:
1. Addition of the VPID registers to register base blocks
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Figure 9: Dynamic Spatial Partitioning Data Flow Diagram
2. Addition of VPID comparisons to decision blocks
3. Winner stream multiplexer at the output of the decision blocks
4. Additional priority update stages, one stage per VPID
There is control logic to allow for the additional priority update cycles, which contribute to
the increase in decision latency. During the priority update cycle, the register base blocks must be
updated with new stream state information. The output multiplexer, the rightmost block in Fig. 9,
is v-to-one, where v is the degree of virtualization (i.e. the number of VPIDs). The value of v is
fixed for a specific architecture, and must be a power of 2. The value of v is also the number of
priority update cycles in the architecture, since each VPID will have its own winner stream. Thus
the decision latency for this scheduler is log2 (n) + v.
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3.4 Summary
This chapter has described the implementation of the ShareStreams-V system. The system con-
sists of the hardware implemented on a PCI Express board with a Xilinx Virtex-4 FPGA, and the
software on the host CPU. The dynamic spatial partitioning technique is enabled by adding support
partitioning of the shuffle-exchange network, including the two main changes of using VPIDs in the
hardware and using the buddy allocation algorithm in the software. The next chapter will describe
the synthesis and testing results for the implementation described.
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CHAPTER IV
EXPERIMENTAL RESULTS
The ShareStreams-V was implemented on a general purpose CPU with an FPGA daughter card
connected on the PCI Express bus. This chapter discusses the results of the experiments conducted
using the current implementation. Section 4.1 presents the validation of the hardware design. Sec-
tion 4.2 introduces the target environment and results of the hardware synthesis. Section 4.3 presents
the results of the software runtime, and the final section summarizes the results.
4.1 Validation
A C++ program has been developed that implements the DWCS algorithm and simulates the base
hardware implementation as well as the virtualized ShareStreams-V scheduler. This implementation
is used for generating inputs for the hardware design as well as for generating inputs for testing the
FPGA implementation.
4.2 Synthesis
ShareStreams-V has been developed and synthesized for the Xilinx Virtex-4 FX140 chip with speed
grade -10, and the FF1517 footprint [3]. The Virtex-4 uses 90nm process technology and has 63,168
slices, 552 Block RAM’s, and 192 Xilinx DSP48 slices.
Synplicity Synplify Pro 8.9 and Xilinx ISE 9.1 were used for synthesis, mapping, translation,
and place and route [1, 2]. Pipelining and best-effort timing were enabled in Synplify Pro, but
retiming was disabled due to the size of the design. The results shown are post place-and-route.
For the first set of tests three architectures were synthesized: the unvirtualized design (SS), the
virtualized design with support for four VPIDs (SSV4), and the virtualized design with support for
up to 32 VPIDs (SSV32). The winner multiplexers in the virtualized designs are a limiting factor
in the 4 and 32 bit designs as they are on the critical path of the scheduler and also add additional
logic to the design; testing both of these designs will help in examining the effect of the multiplexer
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on performance of a design.
The upper limit of virtualization for an n-stream scheduler is n2 , due to the fact that each virtual
packet scheduler must have at least two streams. With just one stream, a packet scheduler is not
necessary as all packets in the stream will be scheduled. Thus for a 64-stream packet scheduler,
there can be support for up to 32 VPIDs.
SS and SSV4 architectures with 16, 32, 64, and 128 streams were synthesized, and SSV32 was
synthesized with 64 and 128 streams. A 256-stream design, both with and without virtualization,
was too large for the Virtex-4 FX140 chip.
The change in area between the unvirtualized (SS) and the virtualized (SSV4, SSV32) designs
in terms of slices on the Virtex-4 ranged from between -1.1 percent and 6.6 percent for SSV4, and
between 0.9 percent and 2.9 percent for SSV32. Though there is additional logic on the FPGA to
store the additional registers and comparators for the VPIDs and for the output winner multiplexer,
the change in area is small due to the variances in placement and routing as well as greater slice
utilization. This is due also in part to the multiple objective optimization techniques used within the
synthesis and place and route tools.
Figure 10 shows the maximum frequency achievable post Place-and-Route. The critical path is
the bus to the RBBs for loading stream state and for the priority update cycle, and there is a dramatic
dropoff of 20-30MHz between the 64-stream design and a 128-stream design due to additional
routing required for the bus. This fundamentally is an issue of interconnect for writing to a large
number of locations and future optimizations may address this problem.
The change in maximum frequency was between 4.4 percent and -2.7 percent for SSV4, and
between -8.6 percent and -20.3 percent for SSV32. This dramatic decrease in the maximum fre-
quencies is due to the addition of a multiplexer in the virtualized designs. For example in the 32
VPID implementations, the 32-to-1 winner multiplexer is on the critical path, to support the 32-
VPID priority update.
Figure 11 shows the decision latency for each VPID on a log scale. The latency is calculated
by the formula log2 (n) + v cycles from Table 4, where n is the number of streams and v is the
degree of virtualization (i.e. 4 and 32 for the SSV4 and SSV32 designs, respectively). The latencies
for all of the schedulers except for the 32-VPID 128-stream scheduler meet the requirement for
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Figure 10: Clock Speed
1500-byte packets for a 10Gbps Ethernet link, which is the top line shown in the graph. For each
individual VPID none of the schedulers able to meet the requirement for 64-byte packets (which
is the bottom line). However, with virtualization, the latencies can be overlapped and a greater
maximum throughput achieved across processes.
The individual latencies are affected by the degree of virtualization v supported by the hardware
(4 or 32 in the designs synthesized) and by the winner multiplexer size. One option to dynamically
decrease the latency would be to only have Priority Update stages for the valid VPIDs. This would
be implemented with additional control logic that would look at the valid signals for the "winner
stream" for each VPID. As an example, a 32-input winner multiplexer which normally takes a fixed
32 cycles for the priority update stages can run the priority update in only four cycles if there are
only four VPIDs which are active in the scheduler. The disadvantage of this technique is that the
scheduling latency varies based on the current number of VPIDs in the design, which requires the
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software to adjust how frequently it streams packet arrival times into and reads winner packets out
of the scheduler.
Additionally, the size of the winner stream multiplexer affects the overall clock speed, as is
evidenced by the lower clock frequency for the SSV32 designs in Figure 10. As this multiplexer
is on the critical path for the SSV32 designs, a smaller winner multiplexer such as a 4-to-1, 8-to-1,
or 16-to-1 mux, can be used instead to increase the clock speed at the cost of a lower degree of
virtualization v supported.
The maximum achievable throughput is seen for the ten architectures in Figure 12; the formula
for the throughput is v(log2 (n)+v) decisions/cycle, where n is the number of RBBs and v is the degree
of virtualization, as can be seen from Table 4. Ethernet frames sizes are between 64-bytes and
1500-bytes, for which the required throughput for 10Gbps is shown by the two lines in the figure.
Scheduling 64-byte Ethernet frames at 10Gbps wire-speeds (i.e. one decision per 51.2ns) can be
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achieved by the 16, 32, and 64-stream 4-VPID scheduler, and by the 64-stream 32-VPID scheduler.
And for 1500-byte frames, each of the 10 configurations synthesized can achieve 10Gbps scheduling
throughput (i.e. one decision per 1200ns).
The tradeoff between latency and throughput is seen in the latency formula log2 (n) + v and the
throughput formula v(log2 (n)+v) for this design. The potential increase in throughput is mitigated by
the actual scalability of the design, as for 128-stream designs the clock speed falls more than 50
percent for all of the designs synthesized.
For the second set of tests, the design of the decision blocks in the 4-VPID architecture was
changed to use the built-in Xilinx DSP48 slices, which include 18x18 multipliers, and also by
decreasing the number of rules as shown in Table 2.4 (and thus the number of comparators in the
DB) to just the top four to examine the effects on area and frequency.
The designs with Xilinx DSP48 slices (which contain hard-coded multipliers) used 5.6-13.1
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percent fewer of the general slices, as can be seen in Figure 13. However, they use one DSP48 slice
for each stream in the architecture. Since the Virtex-4 FX140 only contains 192 DSP48 slices, the
maximum scheduler size may be limited by the number of these slices if the hard-coded multipliers
are used. Figure 13 shows also that reduced-decision DB design occupied 0.7 to 6.4 percent fewer
slices. These designs for 128-stream schedulers occupied 56 percent of the slices on the chip, so
the architecture would require additional design changes or area optimizations to synthesize a 256-
stream scheduler for this particular FPGA.
The clock speed improvement of the DSP48 designs was up to 5.6 percent, and up to 6.7 percent
for the Reduced designs, as can be seen in Figure 14. This has a directly proportional effect on
throughput, and an inversely proportional effect on latency.
To optimize the latency and also to save general logic for designs with 64 or 128 streams, using
Xilinx multipliers is recommended. Using Xilinx multipliers the DWCS algorithm is maintained
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Figure 14: Clock Speed in Four-VPID Architecture
with a close speedup to and a larger area saving than the Reduced design.
4.3 Software Runtime
The ShareStreams-V software was compiled using GCC 4.1.2 and experiments are conducted on a
2.66GHz dual Intel(R) Core(TM) 2 Quad processor with four cores running the Fedora 7 operating
system. The software communicates to the hardware accelerator through a 4x PCI Express bus. A
general software test was run to test performance of the current system.
The ctime functions time and di f f time were used to measure (based on the current system time)
the approximate time of the core execution of the scheduler. This was combined with a count of the
number of winners that could be read from the scheduler to determine the decision throughput.
The software runtime results had much lower performance than the hardware results. For the
system described, the highest throughput for a SS128 FPGA design was 6000000decisions30seconds , or one
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decision per 5ms. This does not even meet the throughput requirements for maximum-size 1500-
byte packets on 10Gbps, or one decision per 1.2ms.
The overhead is not just in terms of bus latency, but also on the ShareStreams-V software run-
time as well as the multithreaded OS. The software tests were run on the Linux-based Fedora 7 OS,
so there is additional overhead from the OS process scheduling. The results for the hardware are
the upper limit on performance, and the entire system must take into account the overhead from bus
bandwidth and latency, as well as the software overhead.
To achieve higher overall system performance for the virtualized scheduler, part or all of the
virtualization management and control should be tightly coupled through a low-latency bus to the
FPGA. This may take the form of a NIC with a network processor directly connected to an on-
board FPGA through a local bus, or through the use of one or both of the PowerPC 405 cores that is
embedded on the Virtex-4 FX. The ShareStreams-V system requires a complex allocation algorithm,
and software is better suited for handling both the allocation algorithm as well as management of
virtualization (VPIDs and the virtual scheduler data structures to store sets of stream information).
4.4 Summary
Overall, the hardware synthesis results for ShareStreams-V show that the hypothesis is feasible,
and that the ShareStreams-V hardware is able to perform scheduling decisions at 10Gbps wire
rates. However, the bus and supporting software overhead in the tested system were high enough
to cause the performance to drop significantly in the tested system. It is recommended in future
implementations for the host CPU to be tightly coupled in a low-latency link to the packet scheduler
hardware in order to minimize the overhead in terms of time.
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CHAPTER V
CONCLUSIONS
This work has examined and demonstrated the hypothesis that virtualization of a quality of ser-
vice packet scheduler accelerator through dynamic spatial partitioning is an effective and efficient
approach to the accelerator virtualization supporting scalable decision throughput across multiple
processes. The techniques of temporal and spatial partitioning were presented, and the dynamic spa-
tial partitioning virtualization technique was introduced. The solution implemented permits fairly
fine grained trade-off between throughput and per-stream decision latency as a function of the num-
ber of processes sharing the scheduler.
The hardware design was synthesized for a Xilinx Virtex-4 FPGA in the ShareStreams-V im-
plementation and shown to be feasible. All of the designs synthesized and tested were able to meet
10Gbps Ethernet line scheduling throughput for 1500-byte packets, while only the 16, 32, and 64-
stream 4-VPID schedulers, and the 64-stream 32-VPID scheduler were able to make wire speed
decision throughput for 64-byte packets.
The software was also tested with an Intel chip as the host CPU for ShareStreams-V, and the
FPGA on a PCI Express card. The results for this fell far short of the throughput requirements for
10Gbps wire speed scheduling. Thus, for future implementations it is recommended that part or
most of the control functionality be implemented on a CPU that is either embedded in the FPGA or
tightly coupled to the FPGA on the same board, such as in a NIC with the FPGA as a daughter card.
Future research may be conducted to test effect on performance of sharing between a larger num-
ber of processes. Dynamic spatial partitioning is a specific implementation that is enabled with the
shuffle-exchange network in ShareStreams-V. There is significant opportunity for further research
in temporal and spatial partitioning virtualization methods for other packet scheduler architectures.
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